General dense matrix multiplication operation (GEMM) 
Introduction
The performance of numerical linear algebra libraries is an important indicator of high-performance computers. The most famous library is the High Performance LINPACK (HPL) [2] , which is used to rate the systems on the Top500 list of the fastest computers in the world [3] . However, LINPACK has to invoke Basic Linear Algebra Subprograms (BLAS) libraries for performing basic vector and matrix operations [4] . The calculation overhead of HPL concentrated on a few functions. Previous studies show that the hottest function invoked by HPL is the general dense matrix multiplication operation (GEMM), which is a level-3 member of Basic Linear Algebra Subprograms library (BLAS) [6] . And the NO.2 hottest function is the general matrix-vector multiplication operation (GEMV). It is also a member of BLAS. Zhang Wenli et al. discovered that unoptimized GEMM occupies more than 93% of the computational overhead of HPL [5] on the Godson-3A platform. Similarly, we discovered that unoptimized GEMM takes up more than 90% of the calculation overhead of HPL Testing based on another processor -Godson-3B. Thus, optimizing the GEMM will effectively improve the performance of HPL Testing.
Godson-3B was developed at the Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS) in China [1] . As a general-purpose MIPS64 CPU, Godson-3B remains all the feature of Godson-3A, but also makes improvement through the assistance of two extended vector units, 128-entry 256-bit register file and more than 300 SIMD instructions [2] . What is more, it is a typical Decoupled Access/Execute Computer architecture (DAE) processor. In the past few years, this DAE processor was tried to be used to build up the teraflop computer KD90. The
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For the same reason, many hardware manufacturers have done a lot of research works for GEMM optimization based on their own hardware platforms, such as Intel [7] , AMD [8] and NVIDIA [9] . All of them have released their optimized BLAS libraries. The main methods for optimization include loop blocking, loop unrolling, loop permutation, fusion and distribution, prefetching, and software pipelining. Gunnels and Henry proposed the idea of block algorithms for GEMM in 2001 [10] , their work reduces the overhead of copying matrices between different storage structures. Goto et al. introduced six GEMM block algorithms in their work, and analyzed the performance of each algorithm [11] . For Godson-3 platforms, SongsongHe et al. [13] and Xianyi-Zhang et al. [14] carried out their optimization GEMM based on Godson-3A respectively. On this basis, they released their optimized BLAS libraries for Godson-3A, these are named as UBLAS (another name of HPBLAS) and OpenBlas. Based on their works, Zhu Hai-tao designed an optimization GEMM kernel combining with the features of Godson-3B [15] . He implemented the optimized algorithm in a simulation platform for Godson-3B, proving that the overhead of memory access of the optimized kernel was completely concealed by computing. However, the simulation process takes a lot of time. Besides, there are many differences between the simulation platform and real platform. Furthermore, Zhu's algorithm uses a lot of hardware features. It increases the difficulty of coding and transplantation for the algorithm on the real platform with operating system.
On the other hand, model-driven optimization methods have already been used for accelerating the optimization process of GEMM. Utilizing the idea of model-driven optimization, GEMM of Automatically Tuned Linear Algebra Software (ATLAS) can find out the best parameters by running testing procedures [16] . Jakub Kurzak et al. have designed auto-tuning GEMM kernels for the Fermi GPU [17] . Xianyi-Zhang et al. also used model-driven methods to optimize GEMM based on Godson-3A [14] .
In this paper, we design a model-driven optimization algorithm of GEMM for Godson-3B. First of all, we design the 4-levels kernels for our algorithm. Then, we will introduce a performance evaluation system based on Direct Register Access (DRA) and Direct Cache Access (DCA) of Godson-3B. With the help of this system, we collect the information about the relationship between fetch and calculation of these kernels. Several levels of the new algorithm are capable to self-adjust. Apart from this, we use the Godson-3B's hardware features to improve the performance for the incomplete Blocks of GEMM. The key contribution of this work is in the method for generating the search space and selecting the best parameter. In addition, we will give out the methods of making full use of the features of Godson-3B to improve the performance of memory access.
DRA can be used for transporting data between register, memory and L2-Cache, while DCA can be employed to manage the data transfer between memory and L2-Cache [20] . There are 3 reading channels and 1 writing channel in every DRA. In addition, it has 8 signal registers, which can be utilized for checking the working status of the channels. Apart from that, Godson-3B can always maintain data of a specified address space in L2-cache, named Cache-lock Window. The Architecture of Godson-3B is shown in Figure 1 . This algorithm raises the ratio of computation to memory operations for GEMM. A typical process of blocking GEMM is shown in Figure 2 .
The ratio of computation to memory operations for the blocking algorithm  is shown by equation (1):
In equation (1) 
T
. So, the performance of GEMM can be calculated as:
Based on the above definitions, equation (2) has an expanded mode as:
In cache, L2-cache and memory. In the remaining chapters, we will introduce the methods of changing the value of these parameters for improving the performance of GEMM.
Optimization Algorithm for Godson-3B
As the transport model of Godson-3B is shown by Fig 3, the method of optimizing memory accessing for GEMM based on Godson-3B was first mentioned in the thesis of Haitao et al. They have designed a blocking algorithm based on DRA, DCA, SIMD Instructions and cache-locked window. DRA and DCA are utilized to hide the overhead of memory accessing in computing. As mentioned above, DCA can be used to prefetch data from memory to L2-cache directly. Meanwhile DRA can transport data from memory and L2-cache to registers without the control of Execute processor. Consequently execute processor has the ability to access data by L1-cache. That means when the execute processor calculates the result of multiplication operations, we can utilize DCA and DRA to prefetch data at the same time. In Zhu's algorithm, DCA is used to prefetch data of next loops of b A s to the memory address space, 
The 4-Levels GEMM for Godson-3B
In this paper, we divide that optimization algorithm of GEMM into 4 levels. These levels are named as macro-parallel, secondary kernel, inner kernel and computational kernel. The meaning and function of these levels are described as follows:
 Macro-parallel level provides sharing computation among the different cores of Godson-3B. fetched from L2-cache to registers for each computational kernel. If the following three conditions can be met, the algorithm will achieve the desired performance.
 The overhead of accessing of computational kernel can be hidden by calculation.  Accessing C for inner kernel can be covered by calling computational kernels. These three conditions are independent of each other. Since every level uses different storage structure, the degree of coupling between different levels is relatively low. Besides, as the upper levels' performance relies on that of the lower level, we design the auto-tuning kernels for every level of GEMM to satisfy these conditions one by one.
Evaluation Mechanism Based on Godson-3B
As the kernels of GEMM have been divided into 4 levels, the algorithm can find out the appropriate blocking parameters to help these levels get a higher performance. Based on the features of DAE architecture, we designed a fetch performance evaluation system --DAEFS to collect the information about the relationship between fetching and calculation on the real platform.
In a conventional processor architectures, accessing and computing are both controlled by the execute processor. The processor is unable to assess the relationship between the overheads of accessing and computing. However, under the DAE computing architecture, a high degree of decoupling between operand access and execution can be preserved, consequently, the processor can evaluate the access efficiency of coprocessor more accurately.
As mentioned above, DRA and DCA of Godson-3B both have their own status registers. When the accessing is finished, these registers will be set up. Execute processor can obtain the status of the access coprocessor by checking these registers. And it will keep checking until the DRA and DCA finish their work. In addition, we design a struct named as Dstruct. The struct contains 5 members: componentName, hitTime, numTmp, hitThreshold and evenTags. The componentName is the name of access component. It may be DRA_X or DCA_X. X means the detailed module, just like DRA_readA or DRA_writeD. Whenever the processor query the status registers, the value of numTmp will increase by 1. While the numTmp equals the value of hitThreshold, hitTime will be added with 1. And then, numTmp will be set to be 0. What is more, the evenTags are used to mark the events which we are interested in, so we can get the value of hitTime for specific events.
Dstruct can be used to collect more information about the relationship between the accessing and computing. While the execute processor waits for the access processor to finish accessing, the value of hitTime will increase. Since the competition of memory access will lead to the performance fluctuations, we use hitThreshold to reduce volatility of statistical results. In this condition, if the value of hitTime is larger than 0, it means the overhead of accessing cannot be hidden by computing.
Auto-Tuning Kernels for Level 2 And 3
We add the code for operating Dstructs at the beginning of every prefetching. The block parameters can be changed according to hitTime and evenTags of Dstruct. We can get all the information about accessing for every level of our algorithm. For example, the componentName of Dstruct is DRA_readC and the evenTags is level 3.
If the value of hitTime growing fast, it means that the overhead of prefetching i C cannot be hidden. So, the auto-tuning kernel will increase the value of i M or b N . Accordingly, the value of  for inner kernel will be, and more calculation can be used to hide the overhead of access i C . Based on this principle, we design auto-tuning kernels for level 2 and 3. And the new GEMM based on these two levels auto-tuning kernels is shown by algorithm 1. That can be expressed as
Optimizing for Incomplete Blocks
The auto-tuning kernels can find the appropriate parameters for the blocking algorithm. The matrices are divided into blocks to be calculated. The parameters of n , k is the multiple of 8. These corners can be treated by the main process of the 4-level algorithm. Apart from that, there are 7 kinds of incomplete blocks for our algorithm to be treated. These 7 kinds of Incomplete Blocks (IBs) are shown in table 1. We designed a general algorithm which is capable to cope with these incomplete blocks. Just as mentioned above, Godson-3B remains all features of Godson-3A. We use 128-bit memory access instruction to substitute the DRA in our 4-level algorithm. In this condition, the constraints of the blocking parameters are no longer valid. So we can calculate all sizes of the corners by the general algorithm.
Table 1. Stimuli Category Explanations
However, the general algorithm is not efficient. As the features of fetching have not been fully utilized, access instructions occupy a lot of overhead of the Execute Processor. Although we can use DCA to prefetch block A or block B to the cachelocked window, the overhead for accessing data form L2-cache will take a lot of time.
Improved Algorithm for Incomplete Blocks
In addition to the general algorithm, we also design several improved algorithms. Depending on the size of the corners, our algorithm utilizes DRA and SIMD instructions to speed up the accessing and calculating. We introduce the improved algorithm under different circumstances. Just as table 1 
IB-1:

Experimental Results
We used a new hardware platform of Godson-3B for the experiment. The new platform fixed some bugs of the chip, and the ability of EP was weakened on the new platform. However, the new platform is more stable, and the clock frequency of DDR is increased from 300MHz to 400MHz. And the CPU frequency is 800MHz. We implement the computational kernel and Inner kernel by MIPS assembly language on the new platform. And the other 2 levels are implemented in C language. The GNU Compiler Collection for Gordosn-3 was used for the experiment, which is patched the tool-chain to support the new instructions of Godson-3B.
The Block Parameters of Auto-Tuning Kernels
With the help of DAEFS, we find the new block parameters of 4-level kernels for our algorithm. Due to the different constraints of single-core GEMM and parallel GEMM, the values of the block parameters are not exactly the same. And also, our experimental result shows that the block parameters of runtime system are different from that of simulation system. All the values of the blocking parameters are shown in table 2. It is obvious that the values of the blocking parameters for 4-level kernels are smaller than these of the simulation algorithm, which means our 4-level kernels needs less cache size and registers number.
The Improvement for Debugging and Tuning
As we design the auto-tuning kernels to accelerate the optimization process of GEMM based on Godson-3B. Figure 6 shows the time for running GEMM process based on the DAEFS platform and simulation platform --EVE. Once we run the GEMM process based on the simulation platform, we should launch a cropped operating system on the platform at first, which will take up about half an hour for simulation process. Besides, the performance of GEMM based on DAEFS is hundreds of times of that based on the simulation platform. The experimental results shows that using DAEFS platform can effectively improve the efficiency for debugging and tuning. 
The Performance of Optimized GEMM
We compared the performance of our single-core GEMM to UBLAS's. As shown in Fig 7(a) , the best performance of Optimized GEMM is about 10.7 Gfplops. When the sizes of matrices are large enough, the performance of optimized GEMM is about 6% lower than that of GEMM kernels. As UBLAS optimized GEMM based on the characteristics of Godson-3A, the best performance of our GEMM is much higher than that of UBLAS's. The experimental result shows that when the size of M, N and K are close to 6000 the optimized GEMM will reach the best performance. And Figure 10 is the results of the HPL Testing based on the 4-cores Godson-3B platform. The memory size for testing is limited, and the biggest testing size is 10000. Due to the limitation of memory size, the result can not reflect the best performance of the 4-cores Godson-3B platform. Just as Figure 7(b) shows, the best speed of HPL invoke optimized GEMM is about 3 times of that invokes UBLAS's. The optimized GEMM effectively enhance the performance of HPL Testing.
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Conclusions and Future Work
In conclusion, it has been shown that the new GEMM through the model-driven optimization algorithm designed by us, can find out the blocking parameters for 4-level kernels and needs less cache size and registers number than these of the simulation algorithm. Besides, we use the Godson-3B's hardware features to improve the performance for the incomplete blocks of GEMM. We use the features of Godson-3A and Godson-3B to balance the accessing loads of read-channel A, B and execute processor. The experiments show that, our algorithm combine with the features of DAE architecture. Using DAEFS platform can effectively improve the efficiency for debugging and tuning. Experimental results also show that the speed of HPL invokes optimized GEMM is 3 times higher than that invoke UBLAS's.
In the other hand, the results of performances of our GEMM kernels are lower than that of simulations by 6% to 8%. And also the peak of HPL Testing is lower than the best performance of the optimized GEMM. Performance impairments come from several sources. The overheads of interrupts and task scheduling of operating system synchronize and DAEFS all do not exist in simulation platform. In our future work, we plan to investigate the proportions of these overheads. Another significant part of future work is to design the optimization algorithms for other hot functions which are invoked by HPL Testing, for example, GEMV. WE will try to use the features of Godson-3B to get a higher performance on the HPL Testing.
